

National Education Society (6)

Jawaharial Nehru Notlonal College of Englowering

Training & Placement Cell


PROPOSAL

Advanced VI hi the sign wing Castones Little Lock

		Lauren EDA BOOL	
	The of the proposed workshop (1994)	Advanced VISI Design using Cadence FOA 1991	
	Name and address of the some of proposed to organize framing. Details of larget group.		
	No. of participants in the proposed event	hatch 110 students 1n 10 feet fully 2020 and 25" 26" of July 2020 (Free days)	
	Place where the event is to be held and	Online using Zoom apa	
	Coordinators The Coordinate Coord	Coordinator Mr. Sharath S.M., Mr. Pradeqpa S.C., Mr. Shwetha H.R. Asst Prof. F&C Department, JNNCE, Shimoga	
1	at at least year of the event including main topics to be discussed		
	(a)Objectives -This Training will provide the theoretical and practical experience on ASVDesign to the students		
1	Running simulation for process corn Single stage common source amplifications Common source amplifier layout DR Common source amplifier layout DR This training provi	ners and calculator usage in cadence. For theoretical discussion and design for given. Iffier layout concepts discussion. ICHLVS verifications. Parasitic extraction from layout. Ides practical experience on VLSI Design Process using the students.	
	 Students are able in VLSI Damain. 	to understand the Industrial Process and its opportunitie	
Final	ncial aspects	I -Enclosed	
9.	Details of estimates of expenditure on the proposed event	TENCIONEG	
1	j\-'\-	- Andrilasia	

mat countainodas noncountain transministra

Head of the Placement



ent Brochure

Resource Person

Mr. Syed Salman senior Team Lead. Sankalp Semiconductors Pvt. Ltd. Hubil, Karnataka.

co-ordinators

Mr. Sharath 5 M Secretary, IETE Shimoga centre Assistant Professor, Department of ECE. INNCE, Shivamogga

Mr. Prodeeps S C Assistant Professor, Department of ECE. JNNCE, Shivamogga

Ms. Shwetha, H & Assistant Professor, Department of ECE, JNNCE, Shivamogga

Registration details:

To register fill up the GoogleForm https://forms.gle/4WrannebUY3NH2pH6

For further details: Contact: Mr. Pradeepa S C Mob: 9036496015 Email id: pradeepasc@jnnce.ac.in

Patrons Sri . A. S. Vichwanatha Fresident, NES, Shivemogra

Srl . T. R. Ashwathan Vice President, NES. Shivemogga

Sri . S. N. Nagaraja Secretary, NES, Shivamogra

Sri , D. R. Amarendra kiriti Joint Secretary, NES Shivamogga

Sri . C. R. Nugaruj Transurar, NES Shivamogga

Chairman Dr.H. R. Mahdavaswamy Principal, INNCE, Shivamogra

Program Chair Dr. Manjuratha. P Professor ECE and Dean Academic, INNCE, Shivamores

Organizing Chair Dr .4. V. Sathyanarayana Professor and Head. Department of ECE, INNCE, Shivamogea

Hatlanal Education Society (A.)

J N N College of Engineering, Shivamogga

(Approved by AICTE, New Dubl. Configure by UGC 276-178.

Accreated by MAIC - No. Ud programs: CE.MC,EEE,EEE CSC,ISE,TEE

Accreated by MAIC - No. Ud programs: CE.MC,EEE,EEE CSC,ISE,TEE

Accognised by Open, of Famotobic and Afficiated to YTU. Balgagail Department of Electronics & Communication Engineering

Internal Quality Assurance Cell









Four days online Student Development Programme

"Advanced VLSI Design using Cadence EDA Tool"

From 18"-15" of July 2020 and 25"-26" of July 2020 Organized by

Department of Electronics & Communication Engineering in Association with

IETE, Shivamogga Centre

About the college

JNNCE was Established in the year 1980 by the National Education Society, JNNCE is affiliated to Visvesvaraya Technological University (VTU), Belagavi and recognized by the All India Council for Technical Education (AICTE). It offers 7 BE programs(all accredited by NBA upto 30/06/2022) and 2 M. Tech programs along with MBA and MCA. it has 7 research centers recognized by VTU. Spread over 39.4 acres caters to the needs of neary 3750 students and 450 staff, with state-oftechnology back-up, well-equipped les and workshops, library, hossels, laboratories and playgrounds and other amenities. The college has 46 Doctorates and 56 research scholars to its The college organizes international and national level workshops , conferences, seminars and short term courses on a regular basis.

About the Department

The Department of Electronics and Communication Engineering was started in the year 1980 and accredited by NBA ,New Delhi. Department has equipped laboratories, qualified weli experienced staff catering to the needs of students of UG program. The ECE department has bee recognized as research center under which 16 research scholors are pursuing Ph.D under VTU UG and PG students are actively involved in carrying out their projects under New Age incubation network, Govt of Karnataka, of Karnataka. The department has IETE and ISF forms.

Department Vision

To be a premier centre of education and research In Electronics & Communication Engineering for producing competent engineers to cater to the needs of Industry and society.

Department Mission

impart quality education through innovative and continuous teaching - learning process.

Groom the students with required foundations of Electronics & Communication Engineering and inculcate in them the professional ethics & human

· Train the students and the faculty in state - of the-art technologies and motivate them for higher studies & innovation based research for the needs of the industry and society

Create centers of excellence in the field of Communication Engineering in Electronics & collaboration with the industries and academic organizations

About TETE

The Institution of Electronics and Telecommunication Engineers (IETE) in the national epex body of professional engineers devoted to advancements of Electronic Electronics, Telecommunications, iT and related areas. IETE serves more than 69,000 members both individual and industry organizations through its 65 centers apread all over india and abroad. The main objectives of IETE is to organize conferences, symposis, workshops and Telecommunication Engineering and ailled subjects. The 56th center of IETE was inaugurated at INNCE on 01/03/2009

About the SDP:

Very-Large-Scale-Integration (VLSI) is the process of creating an integrated circuit (IC) by combining millions of MOS transistors onto a single chip. VLSI began in 1970s when complex semiconductor and communication technologies being were developed.

In this workshop everyone will be capable of designing analog circuits using cadence by providing hands-on training on the state-of-the-art Codence EDA tools for VLSI Design.

The participants will have an exposure to the Circuit Design & Simulation, Layout, Physical Verification (DRC, LVS), and Extraction. The workshop includes practice sessions on the Cadence design and simulation tools (Virtuoso, Spectre , Assure and ADE XL).

Who can attend


Students studying in department of Electronics and Communication Engineering


Online Meeting Application: Google meet


Timings: 9.00 AM to 11 AM

11.45 AM to 01.45 PM

Last date for Registration: 17/07/2020









Internal Quality Assurance Cell

Department of Electrinics & Communication Engineeering

CERTIFICATE

		40
	A Thomas and the same of the s	
National Education Society (R	mogga. Karnatak	a (Alla)
National Education Society (R National Education Society (R JN N College of Engineering Shivar (Approved by ACTE New Oalth) Cartified by JUCC 21 6-128 Approved by JUAAC - 89, UC program (NBA: 117-2015) (2.90-2012) (Approved by JUAAC - 89) (Approved by ACTE New Oalth) Cartified by JUCC 18-428 (Approved by ACTE Ne	SICE ME EFE, ECE, CSE, ISE, TCE Accredited to	
(Appreved by ACTE. New Oalhi) Conflied by UGC 19 1972 Recognized by Grant of Managata and Conflict of Managata and Confli	Cell	A STATE OF THE PARTY OF THE PAR
The way a sing Commun	rication Engineering	
The state of the s	SHOW THE PROPERTY OF THE PROPE	STATE OF THE PARTY
· · · · · · · · · · · · · · · · · · ·	PMENT PROGRE	MME
EOUR DEAN ONTHE SURDAIN DEALER	THE PROPERTY OF THE PARTY OF TH	
TRIPVENICED WEST DESIGNALISING	ODENIČE PDA	TOOK"
POVENCED WISH DESIGNAUSING		
Certation te of Plant	icipation	
. / / //	of	Department
This is to certify that Mr./Ms.	has participated in	Four Days Online
from	IIAS PAINTING CADE	NCE EDA TOOL"
fromStudent Development Programme on "ADVANCED VLSI	ment of Electronics ar	nd Communication
19th 19th 2 25th 26th Of July 2020, Organization	mon or _	
Engineering, J N N College of Engineering, Shivamogga.		

Dr. S.V. Sathyanarayana Professor and Head ECE Department, JNNCE

Dr. Manjunatha P.
Professor and Dean Academics,
ECE Department, JNNCE

HPMELIAM

Dr. H.R. Mahadevaswamy Principal, JNNCE