National Education Society (R)

Jawaharlal Nehru National College of Engineering

Training & Placement Cell

PROPOSAL

Date: 11.07.2020

Proposal for online FDP on "Advanced VLSI Design using Cadence EDA Tool"

1.	Title of the proposed workshop	Advanced VLSI Design using Cadence EDA Tool"
2.	Name and address of the experts proposed to organize training	Resource Person's Mr. Syed Salman Senior Team Lead, Sankalp Semiconductors Pvt. Ltd Hubli, Karnataka
3.	Details of target group	Pre-final year students of ECE branches
4.	No. of participants in the proposed event	Batch - 110 students
5.	Dates of the event	18th - 19th of July 2020 and 25th - 26th of July 2020 (Four days)
6.	Place where the event is to be held and coordinates	Online using Zoom app Coordinator Mr. Sharath S M, Mr. Pradeepa S C, Ms Swetha H R Asst Prof., E&C Department, JNNCE, Shimoga
7.	Brief statement of objectives of the event including main topics to be discussed	
	(a)Objectives –This Training will provide the theoretical and practical experience on VLSI Design to the students.	
	(b) Topics to be covered – • Understanding the VLSI Design Process using CAD Tool. • Complete explanation on VLSI Design process with an example (Amplifiers). • Running simulation for process corners and calculator usage in cadence. • Single stage common source amplifier theoretical discussion and design for given specifications Common source amplifier layout concepts discussion. • Common source amplifier layout DRC+LVS verifications. Parasitic extraction from layout.	
8.	Benefits	• This training provides practical experience on VLSI Design Process using Cadence Tool to the students. • Students are able to understand the Industrial Process and its opportunities in VLSI Domain.
Financial aspects		
9.	Details of estimates of expenditure on the proposed event	Enclosed

Placement Officer

Head of the Placement

Principal
Jawaharlal Nehru
National College of Engineering
Shivamogga


You are presenting
You're presenting to everyone
and 27 more
10:04
Bharathi reddy
Nagandhika U Gowda
Manisha Kasal
Nikhitha Melige
Arpana A P
kamalapriya reddy
Ajay Bhat
RUKHIYA KHANAM has left the meeting


SDP on Advance VLSI Design
mail.google.com
Gmail
IC packages - wirebond
syed salman
14:34 / 3:46:40

Annexure – 8

vent Brochure

Resource Person

Mr. Syed Salman
Senior Team Lead,
Sankalp Semiconductors Pvt. Ltd.
Hubli, Karnataka.

Co-ordinators

Mr. Sharath S M
Secretary, IETE Shimoga centre
Assistant Professor, Department of ECE,
JNNCE, Shivamogga

Mr. Pradeepa S C
Assistant Professor, Department of ECE,
JNNCE, Shivamogga

Ms. Shwetha. H R
Assistant Professor, Department of ECE,
JNNCE, Shivamogga

Registration details:

To register fill up the GoogleForm
https://forms.gle/4WrarrwbUY3NH2nH6

For further details:
Contact: Mr. Pradeepa S C
Mob: 9036496015
Email id: pradeepasc@jnnce.ac.in

Patrons
Sri . A. S. Vishwanatha
President, NES, Shivamogga

Sri . T. R. Ashwathanarayana Setty
Vice President, NES. Shivamogga

Sri . S. N. Nagaraja
Secretary, NES, Shivamogga

Sri . D. R. Amarendra kiriti
Joint Secretary, NES Shivamogga

Sri . C. R. Nagaraj
Treasurer, NES Shivamogga

Chairman
Dr .H. R. Mahadevaswamy
Principal, JNNCE, Shivamogga

Program Chair
Dr .Manjunatha. P
Professor ECE and Dean Academic,
JNNCE, Shivamogga

Organizing Chair
Dr .S. V. Sathyanarayana
Professor and Head,
Department of ECE,
JNNCE, Shivamogga

National Education Society (R.)
J N N College of Engineering, Shivamogga
(Approved by AICTE, New Delhi. Complied by UGC 2f & 12B.
Accredited by NAAC –'B'. UG programs:CE,ME,EEE,ECE,CSE,ISE,TCE awarded by NBA:1.7.2018 to 30.6.2021.
Recognised by Govt. of Karnataka and Affiliated to VTU, Belagavi)
Department of Electronics & Communication Engineering

Internal Quality Assurance Cell



Four days online
Student Development Programme
On
"Advanced VLSI Design using Cadence EDA Tool"

From
18th-19th of July 2020 and 25th-26th of July 2020
Organized by

Department of Electronics & Communication Engineering
in Association with

IETE, Shivamogga Centre

About the college

JNNCE was Established in the year 1980 by the National Education Society. JNNCE is affiliated to Visvesvaraya Technological University (VTU), Belagavi and recognized by the All India Council for Technical Education (AICTE). It offers 7 BE programs(*all accredited by NBA upto 30/06/2022*) and 2 M.Tech programs along with MBA and MCA. It has 7 research centers recognized by VTU. Spread over 39.4 acres caters to the needs of nearly 3750 students and 450 staff, with state-of-the-art technology back-up, well-equipped laboratories and workshops, library, hostels, playgrounds and other amenities. The college has 46 Doctorates and 56 research scholars to its credit. The college organizes international and national level workshops , conferences, seminars and short term courses on a regular basis.

About the Department

The Department of Electronics and Communication Engineering was started in the year 1980 and accredited by NBA ,New Delhi. Department has well equipped laboratories, qualified and experienced staff catering to the needs of students of UG program. The ECE department has bee recognized as research center under which 16 research scholors are pursuing Ph.D under VTU Belagavi. UG and PG students are actively involved in carrying out their projects under New Age Incubation network, Govt of Karnataka, of Karnataka. The department has IETE and ISF forms

Department Vision

To be a premier centre of education and research in Electronics & Communication Engineering for producing competent engineers to cater to the needs of industry and society.

Department Mission

- Impart quality education through innovative and continuous teaching - learning process.
- Groom the students with required foundations of Electronics & Communication Engineering and inculcate in them the professional ethics & human values.
- Train the students and the faculty in state - of - the-art technologies and motivate them for higher studies & innovation based research for the needs of the industry and society
- Create centers of excellence in the field of Electronics & Communication Engineering in collaboration with the industries and academic organizations

About IETE

The Institution of Electronics and Telecommunication Engineers (IETE) in the national apex body of professional engineers devoted to advancements of Electronics, Telecommunications, IT and related areas. IETE serves more than 69,000 members both individual and industry organizations through its 65 centers spread all over India and abroad. The main objectives of IETE is to organize conferences, symposia, workshops and Telecommunication Engineering and allied subjects. The 56th center of IETE was inaugurated at JNNCE on 01/03/2009.

About the SDP:

Very-Large-Scale-Integration (VLSI) is the process of creating an integrated circuit (IC) by combining millions of MOS transistors onto a single chip. VLSI began in 1970s when complex semiconductor and communication technologies were being developed.

In this workshop everyone will be capable of designing analog circuits using cadence by providing hands-on training on the state-of-the-art Cadence EDA tools for VLSI Design.

The participants will have an exposure to the Circuit Design & Simulation, Layout, Physical Verification (DRC, LVS), and Extraction. The workshop includes practice sessions on the Cadence design and simulation tools (Virtuoso, Spectre , Assura and ADE XL).

Who can attend

Students studying in department of Electronics and Communication Engineering.

Online Meeting Application: Google meet.

Timings: 9.00 AM to 11 AM
11.45 AM to 01.45 PM

Last date for Registration: 17/07/2020

National Education Society (R.)

J N N College of Engineering, Shivamogga

(Approved by AICTE, New Delhi, Certified by UGC 2f & 12B, Accredited by NAAC –'B',UG programs:CE,ME,EEE,ECE,CSE,ISE,TCE acredited by NBA:1.7.2019 to 30.6.2022, Recognized by Govt. of Karnataka and Affiliated to VTU, Belagavi)

Internal Quality Assurance Cell

Department of Electrinics & Communication Engineeering

CERTIFICATE

This is to certify that Mr./Ms. _____ of _____ Department from _____ has participated in Four Days Online Student Development Programme on "ADVANCED VLSI DESIGN USING CADENCE EDA TOOL" from 18th, 19th & 25th, 26th of July 2020, organized by Department of Electronics and Communication Engineering, J N N College of Engineering, Shivamogga.

Dr. S.V. Sathyanarayana Professor and Head ECE Department, JNNCE	Dr. Manjunatha P. Professor and Dean Academics, ECE Department, JNNCE	Dr. H.R. Mahadevaswamy Principal, JNNCE